* Develop ASIC testbenches using UVM to verify microchip design functionality. * Implement microarchitecture and RTL specifications in System...
As the Head leader of Semiconductor Sales Practice at Capgemini Engineering, you will lead the sales and Industry SME teams for a global product...
Experienced ASIC Packaging Engineer, Signal Integrity, and Power Integrity focus for its ASIC packaging team to support the development of custom...
* Lead all stages of the design process, from tradeoff analysis and specification to RTL implementation. * Deliver high-performance designs...
* Primary job responsibilities include close collaboration with tier-1 ASIC customers in North America to co-design embedded memory architectures...
* Lead the vision and set the technical course for the new ASIC and FPGA program. * Architect and develop new FPGA applications, including synthesis...
The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products...
As a Software Infrastructure Engineer, you will be part of the End-to-End (E2E) System and Infrastructure team at RL Silicon. Your work will focus...
* MediaTek’s advanced Memory Design team in San Jose is looking for a high-performance senior memory design engineer and architect to define and...
Develop specification, architecture, and micro-architecture of digital signal processing and communications algorithms. • Bit-exact MATLAB/Simulink...
* Take ownership of the physical design of multi-hierarchy low-power designs in advanced technology nodes. This includes executing physical...
My client is a very promising well-funded startup at the cutting edge of integrating LLMs with chip design. - Their team is composed of experts in...
* Design, develop, and implement custom FPGA logic in VHDL and/or Verilog for ultra-low latency processing of market data and order generation...
* Self-starter who requires minimal oversight * Experience with Siemens Physical Verification tools and methods * Radiation effects analysis...
NOTE: HAPS or EMULATION – Engineer should aware Model build and DESIGN along with integration and development. What candidate will Be Doing: * Map...
Update your browser to have a more positive job search experience.
×