* Collaborate with senior engineers to define and implement UVM-based verification plans for FPGA and ASIC designs.
* Develop and maintain SystemVerilog...
* The main function of the Verification Engineer is to work with a group of researchers and engineers to own the electrical system level verification...