* Engineering and Design of substation electrical facilities while acting as the Responsible Engineer for all voltage levels (up to 500kV) substation...
Strong expertise along with complex SoC/IP debug is a must
* At-least 5+ years of experience in System Verilog HVL
* Experience in complete verification...
You could be just the right applicant for this job Read all associated information and make sure to apply.
* Perform test engineering tasks throughout...