Updated
Freescale Semiconductor Design Verification and Validation Engineers earn $81,000 annually, or $39 per hour, which is 6% lower than the national average for all Design Verification and Validation Engineers at $86,000 annually and 20% higher than the national salary average for all working Americans.
The salary for Design Verification and Validation Engineer at Freescale Semiconductor is $81,000 annually.
Novartis Pharmaceuticals pays the highest salary for the Design Verification and Validation Engineer position at $78,000 annually.
Novartis Pharmaceuticals pays the lowest salary for the Design Verification and Validation Engineer position at $78,000 annually.
Update your browser to have a more positive job search experience.
Upgrade My Browser